# MATLAB EXPO 2019

# Wired Communications Systems Modeling and Analysis


Barry Katz Development Manager, MathWorks



#### What's Covered


- Introduction to SerDes Design and Signal Integrity Analysis
- Using SerDes Toolbox for System-Level Design and Analysis
- Automatic Generation of Standard Compliant IBIS-AMI Models
- SerDes Verification Using Channel Simulators

# Introduction to SerDes Design and Signal Integrity Analysis




## **Typical SerDes Design Workflow**


- 1. Time-domain characterization of the channel
- 2. Design of analog and digital equalizers
- 3. Simulation of the system performance in the time domain
- 4. Hardware implementation and IP verification
- 5. IBIS-AMI model generation and SerDes system verification




#### A Typical SerDes System: TX, RX, and Channel




## SerDes Design and Verification Challenges




# System-Level Design and Analysis Leads to Continuous Verification






Save 30% of Overall Development Time (and improve quality, reduce re-spins, etc.)



EE Times - Top-down verification guides mixed-signal designs K. Kundert and H. Chang, Partners, Designer's Guide Consulting

"In order to address these challenges, many design teams are either looking to, or else have already implemented, a **top-down design methodology**. In a top-down approach, the architecture of the chip is defined as a block diagram and simulated and optimized using a system simulator such as **MATLAB or Simulink**. From the high-level simulation, requirements for the individual circuit blocks are derived."


#### What's New



# R2019 SerDes Toolbox

Design SerDes systems and generate IBIS-AMI models for high-speed digital interconnects

- Design and analyze transmitters and receivers with the SerDes Designer app
- Develop equalization algorithms with MATLAB System objects and Simulink blocks
   FFE, DFE, AGC, CDR, CTLE, etc...
- Perform SerDes statistical analysis and time-domain simulation
- Generate dual IBIS-AMI models for 3<sup>rd</sup> party channel simulators
- Use reference designs for high-speed links such as Ethernet CEI-56G, DDR5, PCI-Gen4, USB3.1



## SerDes Designer app: No Need to be a SerDes Expert

Rx

AGC

AGC

CTLE

CTLE

DFE /

CDR

DFECDR

- Design and analyze SerDes systems including transmitters and receivers with arbitrary configuration
- Use parameterized building blocks

Tx

AnalogOut

FFE


FFE


 Perform statistical analysis: eye diagram, BER, bathtub, pulse response....

Channel

Channel


Analogin






#### SerDes Top Down Design

- Create a MATLAB script for automation and design space exploration
- Export to Simulink models for time-domain simulation
- **Create dual IBIS-AMI models**



MATLAB script to build SerDes System	Kigure 1	-	- [
	File Edit View Insert Tools	esktop Window	w <u>H</u> el
Build cell array of Tx blocks:		Ξ	
xBlocks{1} = serdes.FFE;	and the second		
xBlocks{1}.BlockName = 'FFE';	0.8 Pulse R	esponse	
xBlocks{1}.Mode = 1;	0.8		nequaliz
xBlocks{1}.TapWeights = [0 1 0 0 0];	0.6		nequaliz qualize c
<pre>xBlocks{1}.Normalize = true;</pre>	0.0		quaiizev
	0.4		
Build cell array of Rx blocks:	Σ		
xBlocks{1} = serdes.CTLE;	0.2		
xBlocks{1}.BlockName = 'CTLE';			
xBlocks{1}.Mode = 2;	0		
xBlocks{1}.ConfigSelect = 0;			
<pre>rxBlocks{1}.Specification = 'DC Gain and Peaking Gain';</pre>	-0.2		
rxBlocks{1}.PeakingFrequency = 5000000000;	2.2 2.4 2.6 2.8	3 3.2	3.4
rxBlocks{1}.DCGain = [0 -1 -2 -3 -4 -5 -6 -7 -8];	[n	sj	
rxBlocks{1}.PeakingGain = [0 1 2 3 4 5 6 7 8];	Figure 2	_	- 1
- [0 1 2 0 4 0 0 7 0],			
xBlocks{2} = serdes.AGC;	<u>File Edit View Insert Tools I</u>	esktop Window	w <u>H</u> e
xBlocks{2}.BlockName = 'AGC';		T	
xBlocks{2}.Mode = 1;		in the second	
xBlocks{2}.TargetRMSVoltage = 0.3;	PRBS W	aveform	
	0.5		107
xBlocks{3} = serdes.DFECDR;	Boule I A . A . A		nequaliz qualized
xBlocks{3}.BlockName = 'DFECDR';		E TIME	uanzeo
xBlocks[3].Mode = 2;			
xBlocks{3}.TapWeights = [0 0 0 0];			
<pre>kBlocks{3}.MinimumTap = -1;</pre>	Σ 0		1111
<pre>kBlocks{3}.MaximumTap = 1;</pre>			
		0.00000000	1111
Build txModel:	. A A A A A A A A	A AAA	
<pre>kAnalogModel = AnalogModel(</pre>	-0.5		_
'R',50,	0 2 4 6	8 10	12
'C',1.000000e-13);		is]	
x = Transmitter(			
Blocks', txBlocks,	Figure 3		1
'AnalogModel', txAnalogModel,	File Edit View Insent Tests P	ackton Minde	. U-
'RiseTime',1.000000e-11,	<u>File Edit View Insert Tools E</u>	esktop windov	w <u>H</u> e
'VoltageSwingIdeal',1,	🗋 🧉 🛃 🎍 🔂 🔲 🖽 🗞 [	Ξ	
'Name', 'TX');			
	0.5 Statisti	cal Lye	
Build rxModel:			10
xAnalogModel = AnalogModel(			
'R', 50,			
'C',2.000000e-13);			
x = Receiver(	Σο		
Blocks', rxBlocks,			
'AnalogModel', rxAnalogModel,			
'Name', 'RX');			
Build ChannelData:	oct i i		1
	-0.5 0 20 40	60 8	80
channel = ChannelData(	[p		
'ChannelLossdB', 8,	d)	9]	
'ChannelLossFreq',500000000,			
'ChannelDifferentialImpedance',100);			
8 Build SerDes System:			
SymbolTime = 1e-10;			
SamplesPerSymbol = 16;			
<pre>4odulationLevels = 2;</pre>			

62 65 66



#### SerDes Toolbox: Simulink Models

- Develop adaptive equalizers using white-box models such as DFE, CTLE, AGC, and CDR
- Use parametrized blocks and algorithms for single-ended and differential signals
- Generate PRBS and custom stimulus patterns supporting PAM4 and NRZ modulation
   Simula Library Browser

				SerDes Toolbox/Datapath Blocks					
				Robust Control Toolbox	>	AGC	>>	CDR	
📱 Simulink Library Browser			$\times$	SimEvents > Simscape		AGC		CDR	
🖆 💠 Enter search term 🗸 🍬 🎘 🕶 📴 🕶 👍 🔞			20.56	Simscape Multibody Multiphysics Library     Simulink 3D Animation     Simulink Coder	>	CTLE	>>	DFE/CDR	
erDes Toolbox/Utilities	10			<ul> <li>Simulink Coder Support Package for ARI</li> <li>Simulink Coder Support Package for Bea</li> </ul>	- 25	CTLE		DFECDR	_
Datapath Blocks	Out Configuration			Simulink Coder Support Package for NXF Simulink Coder Support Package for NXF Simulink Coder Support Package for NXF	>	FFE	>>	Pass-Through	
Utilities Analog Channel	Configuration		6	<ul> <li>Simulink Control Design</li> <li>Simulink Design Optimization</li> </ul>		FFE		PassThrough	
Simscape     Simscape Multibody Multiphysics Library     Simulink 3D Animation	Stimulus	Out	>	<ul> <li>Simulink Design Verifier</li> <li>Simulink Desktop Real-Time</li> <li>Simulink Extras</li> </ul>	>	Saturating Amplifier	>>	VGA	
Simulink Coder Simulink Coder Support Package for ARM I V	Stimulus			Simulink Real-Time     Simulink Requirements     Simulink Support Package for Android D     Simulink Support Package for Apple iOS     Simulink Support Package for Arduino H     Simulink Support Package for LEGO MIN     Simulink Support Package for PARROT M		SaturatingAmplifier		VGA	


🗇 Enter search term 🗸 🍬 🛃 🕶 🔄 🕶 😮

Cupport Dackage for Dacaberry

>


Block Parameters: Configur	ation X					
Configuration (mask) (link)						
Configure system wide settin	ngs in a SerDes Toolbox model.					
Parameters						
Sym <mark>bol</mark> time (s)	1e-10					
Samples per symbol	16 🔹					
Sample interval (s):	6.25e-12					
Target BER	1e-06					
Modulation	NRZ 👻					
Signaling	Differential 🔹					
Analysis						
Plot statistical analysis aft	ter simulation					
Tools						
Open Seri	Des IBIS-AMI Manager					
ОК	Cancel Help Apply					

X




# Automatic Generation of Standard Compliant IBIS-AMI Models

# **IBIS-AMI** Terminology



#### Statistical vs. Time Domain



## SerDes Toolbox: IBIS-AMI Dual Model Generation

- Generate standard-compliant Init and GetWave IBIS-AMI models
- Generate associated analog IBIS model
- Customize the model interface by managing the IBIS- AMI-parameters


	MI File
	📄 serdes_rx.ami
	📄 serdes_tx.ami
	utosave Simulink Model or Library
	untitled.slx.autosave
🗆 Ap	oplication extension
	serdes_rx_win64.dll
	serdes_tx_win64.dll
E Ex	ports Library File
	d <sup>個</sup> Rx.exp
	間 Tx.exp
🗆 IB	S File
	serdes.ibs
	bject File Library
	III Rx.lib
	Tx.lib

SerDes IBIS-AN	Al Manager			33		×
Export IBIS	AMI - Tx	AMI - Rx				
IBIS Settings						
Tx model name	serdes_tx					
Rx model name	serdes_rx					
Tx and Rx corne	r percentage	10				
AMI Model Setting	is - Tx		AMI Model Settings - Rx			
Model Type			Model Type			
Dual model			Dual model			
GetWave on	ly		GetWave only			
O Init only			O Init only			
Bits to ignore	0		Bits to ignore	0		
File Creation Option	ons					
Models to export						
Both Tx and I	Rx 🔽 IB	IS file				
O Tx only		IBIS file name (.ibs)	serdes			
O Rx only	A N	/II file(s)	-			
	✓ DI	L file(s)				
Target director	y L:\work2\0*	1082019			Brov	/se
					Export	:
					Close	

# SerDes Verification Using Channel Simulators


#### **Channel Simulation Using IBIS-AMI Models**

- Integrate standard-compliant IBIS-AMI models in 3rd party channel simulators
  - Correlation & regression testing
  - Identification of corner cases over large families of channel models and configurations



## Integration with QCD/QSI (SiSoft Link)

- Bidirectional link between SerDes Toolbox and SiSoft QCD/QSI
- Automatically create a QCD/QSI project from SerDes Toolbox
- Back-annotate the channel model, stimuli, and AMI parameter settings into SerDes Toolbox
- Rapidly iterate between system design and channel simulation



## Use Simulink and SerDes Toolbox



- Algorithmic design, analysis, and system-level simulation of SerDes systems with many trusted functions
- Integrate with 3<sup>rd</sup> party channel simulators for SerDes verification
  - Generate standard-compliant IBIS-AMI models
- Link with IC design tools to model implementation impairments and reuse testbenches
  - Co-simulation, HDL/SV code generation, and data post-processing

# Thank You! Q&A