MATLAB EXPO 2017 Verification Techniques for Model and Code

Paul Lambrechts



Key Takeaway

A good design workflow leads to a good design, but verification *proves* it!



LEAR CORPORATION The 100-day design cycle with MATLAB and Simulink



Model-Based Design and a Testing and Proving Workflow





Start with Requirements





Transform Requirements into Executable Specifications





Bi-directionally Trace Requirements

Textual Requirements

Design Model in Simulink





Test Early in Simulation





Functional Testing

- Author test-cases that are derived from requirements
 - Use test harness to isolate component under test
 - Test Sequence to create complex test scenarios
- Manage tests, execution, results
 - Re-use tests for regression
 - Automate in Continuous Integration systems such as Jenkins





Formal Verification: Proving Requirements



Checks that design meets requirements

- Condition 1: Gear 2 *always* engages
- Condition 2: Gear 2 *never* engages



Formal Verification: Test Case Generation

Automatically generate test cases for:

- Functional Requirements Testing
- Model Coverage Analysis



The <u>Test Objective</u> block defines the values of a signal that a test case must satisfy.
The <u>Test Condition</u> block constrains the values of a signal during analysis.

Simulink Design Verifier



Formal Verification: Proving Robustness



Detect overflows, divide by zero, and other robustness errors

- Proven that overflow does NOT occur
- Proven that overflow DOES occur



Coverage Analysis





Coverage Analysis: also for self-written C/C++ in S-functions

S-Function block " <u>sldemo_sfun_counterbus</u> "							
Parent: <u>slde</u>	emo_lct_bus/TestCounter						
Uncovered Links: 🔶							
Metric	Coverage						
Cyclomatic Complexity	3						
Condition	67% (4/6) condition outcomes						
Decision	75% (3/4) decision outcomes						
MCDC	50% (1/2) conditions reversed the outcome						
Detailed Report:	<u>sldemo_lct_bus_sldemo_sfun_counterbus_instance_1_cov.html</u>						

File Contents	Complexity	Decision	Condition	MCDC	Stmt
1 . <u>counterbus.c</u>	3	75%	67%	50% 💻	90%
2 <u>counterbusFcn</u>	3	75%	67%	50% 💻	90%



Static Code Analysis





Static Code Analysis: Proving vs. Bug Finding

Green implies absence of the most important classes of run-time errors: **Formally Proven**





Equivalence Testing (Back to Back Testing)













Model-Based Design Reference Workflow (IEC 61508-3)





Training



Verification and Validation of Simulink Models Testing Generated Code in Simulink Polyspace for C/C++ Code Verification Polyspace Bug Finder for C/C++ Code Analysis



Key Takeaway

A good design workflow leads to a good design, but verification *proves* it!

