Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL

版本 1.0.0.0 (472.8 KB) 作者: Ali Behboodian
Model-Based Design of a Sigma-Delta ADC, from behavioral model to VHDL code.
19.3K 次下载
更新时间 2007/10/1

无许可证

For a full description of the models, refer to the September 2007 MATLAB Digest article.

http://www.mathworks.com/company/newsletters/digest/2007/sept/sigmadelta.html

We present a series of Simulink models to design a high-level behavioral model of a Sigma-Delta ADC. The high-level behavioral model has an Analog section and a Digital section that comprises a digital filter. We partition the digital filter into three cascade filters that use a total of 10 times less filter coefficients than the original filter. We then elaborate the first filter in the cascade in such a way that it requires no multiplications for implementation. We convert our design to fixed-point. We then proceed to generate VHDL code for our elaborated filter using Simulink HDL coder. This is an example of Model-Based Design.

引用格式

Ali Behboodian (2024). Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL (https://www.mathworks.com/matlabcentral/fileexchange/16416-sigma-delta-adc-from-behavioral-model-to-verilog-and-vhdl), MATLAB Central File Exchange. 检索来源 .

MATLAB 版本兼容性
创建方式 R2007b
兼容任何版本
平台兼容性
Windows macOS Linux
致谢

启发作品: SIMULINK Sigma-Delta Toolbox

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!
版本 已发布 发行说明
1.0.0.0

Added keywords