48:44
Video length is 48:44
Rapid Design and Implementation of FPGA-Based Digital Down Converter Using MATLAB and Simulink
In this webinar, we will use a radar system design example to demonstrate how MATLAB and Simulink can be used to produce high-performance HDL implementations in Intel® FPGAs and HardCopy® ASICs.
Using this design process, engineers can:
- Model and simulate systems and algorithms in Simulink and explore “what-if” scenarios
- Optimize fixed-point designs and see the effect on system metrics
- Generate highly optimized HDL using Simulink and Intel’s DSP Builder Advanced Blockset and optimized intellectual property (IP) cores
- Specify constraints to design to clock-rate requirements
- Close timing on large designs at 350+ MHz clock rates
- Support multi-channel, polyphase, high-performance DSP data paths and efficiently implement FIR and FFT functions
Who should attend:
- Engineers working with, or considering the use of FPGAs for system implementation for radar, EW/ECM, guidance, and sensor-based applications
- Algorithm developers, system designers, and architects
- Embedded software and hardware engineers
- Engineering management
Recorded: 15 Sep 2009
Featured Product
Fixed-Point Designer
Up Next:
Related Videos:
您也可以从以下列表中选择网站:
如何获得最佳网站性能
选择中国网站(中文或英文)以获得最佳网站性能。其他 MathWorks 国家/地区网站并未针对您所在位置的访问进行优化。
美洲
- América Latina (Español)
- Canada (English)
- United States (English)
欧洲
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
亚太
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)